

SRC Instructions: Increasing order of op-codes

Description	Mnemonic	31	30	29	28	27
		Opcode				
No operation	nop	0	0	0	0	0
		Opcode				
Load register	ld	0	0	0	0	1
Load relative register	ldr	0	0	0	1	0
Store register	st	0	0	0	1	1
Store relative register	str	0	0	1	0	0
Load address	la	0	0	1	0	1
Load relative address	lar	0	0	1	1	0
Branch when ...		Condition			Opcode	
never	brnv	0	0	0	0	0
always	br	0	0	1	0	0
zero	brzr	0	1	0	0	0
non zero	brnz	0	1	1	0	0
postive (including zero)	brpl	1	0	0	0	0
negative	brmi	1	0	1	0	0
Branch and link when ...						
never	brlnv	0	0	0	0	1
always	brl	0	0	1	0	1
zero	brlzr	0	1	0	0	1
non zero	brlnz	0	1	1	0	1
postive (including zero)	brlpl	1	0	0	0	1
negative	brlmi	1	0	1	0	1

SRC Instructions: Increasing order of op-codes

		Opcode				
2's complement addition	add	0	1	1	0	0
Immediate 2's complement addn.	addi	0	1	1	0	1
2's complement subtraction	sub	0	1	1	1	0
Negate	neg	0	1	1	1	1
Logical And	and	1	0	1	0	0
Immediate logical And	andi	1	0	1	0	1
Logical Or	or	1	0	1	1	0
Immediate logical Or	ori	1	0	1	1	1
Not	not	1	1	0	0	0
		Opcode				
Shift right by count	shr	1	1	0	1	0
Shift right by count in a register	shr	1	1	0	1	0
AShift right by count	shra	1	1	0	1	1
AShift right by count in a register	shra	1	1	0	1	1
Shift left by count	shl	1	1	1	0	0
Shift left by count in a register	shl	1	1	1	0	0
Shift circ. by count	shc	1	1	1	0	1
Shift circ. by count in a register	shc	1	1	1	0	1
		opcode				
Halt machine	stop	1	1	1	1	1