

Lab Experiment # 13

Design and Implementation of Magnitude Comparator

Objective

To design and implement

- (i) 2 – Bit magnitude comparator using basic gates.
- (ii) 8 – Bit magnitude comparator using IC 7485.

Parts Required

Sl.No.	COMPONENT	SPECIFICATION	QTY.
1.	AND GATE	IC 7408	2
2.	X-OR GATE	IC 7486	1
3.	OR GATE	IC 7432	1
4.	NOT GATE	IC 7404	1
5.	4-BIT MAGNITUDE COMPARATOR	IC 7485	2

Theory:

The comparison of two numbers is an operator that determines one number is greater than, less than (or) equal to the other number. A magnitude comparator is combinational circuits that compares two numbers A and B and determine their relative magnitude. The outcome of the comparator is specified by three binary variables that indicate whether $A > B$, $A = B$ or $A < B$.

$$A = A_3 A_2 A_1 A_0 \quad B = B_3 B_2 B_1 B_0$$

The equality of the two numbers and B is displayed in a combinational circuit designated by the symbol $(A=B)$.

This indicates A greater than B, then inspect the relative magnitude of pairs of significant digits starting from most significant position. A is 0 and that of B is 0.

We have $A < B$, the sequential comparison can be expanded as


$$A > B = A_3 B_3 \bar{A}_2 \bar{B}_2 + X_3 A_2 B_2 + X_3 X_2 A_1 B_1 + X_3 X_2 X_1 A_0 B_0 \quad A < B = A_3 \bar{B}_3 + X_3 \bar{A}_2 B_2 + X_3 X_2 A_1 \bar{B}_1 + X_3 X_2 X_1 A_0 \bar{B}_0$$

The same circuit can be used to compare the relative magnitude of two BCD digits.


Where, $A = B$ is expanded as,

$$A = B = (A_3 + B_3) (A_2 + B_2) (A_1 + B_1) (A_0 + B_0)$$

**Logic Diagram:
2 Bit Magnitude Comparator**



K MAP



		B1B0			
		00	01	11	10
A1A0	00		1	1	1
	01			1	1
	11				
	10			1	

$$A < B = \bar{A}1 \bar{A}0 B0 + \bar{A}0 B0 B1 + \bar{A}1 B1$$


		B1B0			
		00	01	11	10
A1A0	00	①			
	01		①		
	11			①	
	10				①

$$A = B = (A0 \odot B0) (A1 \odot B1)$$


Truth Table

A	A	B	B	A > B	A = B	A < B
0	0	0	0	0	1	0
0	0	0	1	0	0	1
0	0	1	0	0	0	1
0	0	1	1	0	0	1
0	1	0	0	1	0	0
0	1	0	1	0	1	0
0	1	1	0	0	0	1
0	1	1	1	0	0	1
1	0	0	0	1	0	0
1	0	0	1	1	0	0
1	0	1	0	0	1	0
1	0	1	1	0	0	1
1	1	0	0	1	0	0
1	1	0	1	1	0	0
1	1	1	0	1	0	0
1	1	1	1	0	1	0

Pin Diagram For IC 7485



Logic Diagram 8 Bit Magnitude Comparator



Truth Table

A	B	A>B	A=B	A<B
0000 0000	0000 0000	0	1	0
0001 0001	0000 0000	1	0	0
0000 0000	0001 0001	0	0	1

Procedure

- (i) Verify the gates
- (ii) Connections are given as per circuit diagram.
- (iii) Logical inputs are given as per circuit diagram.
- (iv) Observe the output and verify the truth table.